A Fast Macro Based Compilation Methodology for Partially Reconfigurable FPGA Designs
نویسندگان
چکیده
In this paper, we propose a methodology for automated mapping of a design onto a partially reconfigurable device. We generate partial bitstream files from behavioral description of the task, that are used to reconfigure the device dynamically. The novelty of this research lies in the application of a Macro Based Synthesis approach that allows elimination of both logic synthesis and technology mapping phases from the synthesis flow. Our methodology provides a significant reduction in compilation time compared to commercial tools.
منابع مشابه
Frontier: A Fast Placement System for FPGAs
In this paper we describe Frontier, an FPGA placement system that uses design macro-blocks in conjuction with a series of placement algorithms to achieve highly-routable and high-performance layouts quickly. In the first stage of design placement, a macro-based floorplanner is used to quickly identify an initial layout based on inter-macro connectivity. Next, an FPGA routability metric, previou...
متن کاملReconfigurable Shape-Adaptive Template Matching Architectures
This paper presents reconfigurable computing strategies for a Shape-Adaptive Template Matching (SA-TM) method to retrieve arbitrarily shaped objects within images or video frames. A generic systolic array architecture is proposed as the basis for comparing three designs: a static design where the configuration does not change after compilation, a partially-dynamic design where a static circuit ...
متن کاملFast Hardware Compilation of Behaviors into an FPGA-Based Dynamic Reconfigurable Computing System
This report presents new techniques for architecture and performance driven compilation of software programs into reconfigware (reconfigurable hardware). These new techniques effectively improve on the complex resource sharing approaches typical of High-Level Synthesis algorithms, which are efficient for layout flexible ASICs but are clearly not adequate for reconfigurable devices with pre-defi...
متن کاملTROUTE: A Reconfigurability-Aware FPGA Router
Since FPGAs are inherently reconfigurable, making FPGA designs generic does not reduce chip cost, as is the case for ASICs. However, designing and mapping lots of specialized FPGA designs introduces an extra EDA cost. We describe a two staged fully automatic FPGA tool flow that efficiently maps a generic HDL design to multiple specialized FPGA configurations. The mapping is fast enough to be ex...
متن کاملA C to Hardware/Software Compiler
Improvements in the FPGA technology have resulted in introduction of reconfigurable computing machines, where the hardware adapts itself to the running application to gain speedup. This paper presents a top-down compilation method, under development, for such systems. We compile a C program into hierarchical VHDL source files, and annotate them with the placement information of the hardware mod...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2003